



(19)

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 294 093 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
19.03.2003 Bulletin 2003/12

(51) Int Cl.7: **H03K 5/13, H03K 3/353,
H03L 7/099**

(21) Application number: 02256302.7

(22) Date of filing: 11.09.2002

(84) Designated Contracting States:

**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
IE IT LI LU MC NL PT SE SK TR**

Designated Extension States:

ALL TIME RECORDS

(30) Priority: 18.09.2001 US 323249 P
13.03.2002 US 99707

**(71) Applicant: Altera Corporation
San Jose, California 95134-1941 (US)**

(72) Inventors:

- **Andrasic, Stjepan William,
c/o Altera Corporation
San Jose, California 95134-1941 (US)**
 - **Patel, Rakesh H, c/o Altera Corporation
San Jose, California 95134-1941 (US)**
 - **Lee, Chong H, c/o Altera Corporation
San Jose, California 95134-1941 (US)**

(74) Representative: **Hogg, Jeffery Keith et al**
Withers & Rogers,
Goldings House,
2 Hays Lane
London SE1 2HW (GB)

(54) Voltage controlled oscillator programmable delay cells

(57) A delay cell has selectable numbers of parallel load resistance transistors operable in parallel, and a similarly selectable number of bias current transistors connectable in parallel. The delay cell is preferably differential in construction and operation. A voltage controlled oscillator ("VCO") includes a plurality of such delay cells connected in a closed loop series. Phase locked loop ("PLL") circuitry includes such a VCO controlled by phase/frequency detector circuitry. The PLL can have a very wide range of operating frequencies as a result of the ability to control the number of load resistance transistors and bias current transistors that are active or inactive in each delay cell. Such activation/deactivation may be programmable or otherwise controlled.




FIG. 4

Description

[0001] This application claims the benefit of U.S. provisional patent application No. 60/323,249, filed September 18, 2001, which is hereby incorporated by reference herein in its entirety.

Background of the Invention

[0002] This invention relates to voltage controlled oscillator ("VCO") circuits, and more particularly to voltage controlled oscillator circuits that can be programmed to operate in any of several frequency ranges over a very wide band of such frequency ranges.

[0003] Phase locked loop ("PLL") circuitry is frequently used for such purposes as helping to retrieve data from a signal that may vary in frequency and/or phase. The PLL may be in relatively general-purpose circuitry such as a programmable logic device ("PLD") that may need to support signaling at any frequency in a wide range of frequencies. (For examples of PLDs employing PLLs, see Aung et al. U.S. patent- application No. 09/805,843, filed March 13, 2001.) The range of frequencies over which a PLL may be required to operate is steadily increasing, particularly at the upper end (i.e., higher frequencies). At the same time, power supply voltages for integrated circuits are decreasing, making it more difficult to extend the operating range of PLL circuits.

Summary of the Invention

[0004] A delay cell (e.g., for use in the voltage controlled oscillator ("VCO") of a PLL) includes a plurality of load resistance transistors connectable in parallel with one another, a plurality of bias current transistors connectable in parallel with one another, and a switching transistor connected in series between the load resistance transistors and the bias current transistors. Switching circuitry allows the number of the load resistance transistors that are actually operating in parallel to be selected. Other switching circuitry similarly allows the number of the bias current transistors that are actually operating in parallel to be similarly selected. This ability to essentially reconfigure the delay cell allows the operating range (i.e., the time delay characteristic) of the delay cell to be greatly extended. A VCO may include a plurality of such delay cells connected in a closed loop series. The extended operating range of the delay cells similarly greatly extends the operating frequency range of a VCO made up of such cells. The same is true for the operating range of a PLL that includes such a VCO.

[0005] The delay cell may be differential in construction and operation.

[0006] Further features of the invention, its nature and various advantages will be more apparent from the accompanying drawings and the following detailed description.

Brief Description of the Drawings**[0007]**

5 FIG. 1 is a simplified schematic block diagram of an illustrative, conventional, phase locked loop ("PLL") circuit.

10 FIG. 2 is a simplified schematic block diagram of an illustrative, conventional, voltage controlled oscillator ("VCO") circuit.

15 FIG. 3 is a simplified schematic diagram of an illustrative, conventional differential delay cell circuit.

20 FIG. 4 is a simplified schematic block diagram of an illustrative programmable differential delay cell circuit in accordance with the invention.

25 FIG. 5 is a simplified schematic block diagram of an alternative embodiment of a representative portion of what is shown in FIG. 4.

30 FIG. 6A is a simplified, illustrative, circuit performance diagram useful in explaining certain aspects of the invention.

FIG. 6B is similar to FIG. 6A but illustrates the extended range of operation achievable in accordance with the invention.

FIG. 7A and 7B are respectively similar to FIGS. 6A and 6B for other aspects of the invention.

FIG. 8 is a simplified schematic block diagram of an illustrative system employing a PLD that includes PLL circuitry having a VCO that employs delay cells in accordance with the invention.

Detailed Description

[0008] In the illustrative, conventional, PLL circuit 10 shown in FIG. 1, phase/frequency detector ("PFD") circuit 20 receives an input signal via input lead 8. Signal 8 is a time-varying signal such as a binary digital signal conveying data represented by different voltage levels and/or by voltage level transitions. PFD 20 compares the phase and frequency of signal 8 to the phase and frequency of a signal fed back to PFD 20 from VCO 30 via lead 32. Based on that comparison, PFD 20 produces one or more output signals 22 for controlling VCO 30 to make the phase and frequency of signal 32 more closely match the phase and frequency of signal 8. For example, signal 8 may be a CDR (clock data recovery) data signal, and PLL 10 may be operated to provide a clock signal recovered from the CDR data signal. (The recovered clock signal can be signal 32 or a signal synchronized with but shifted in phase relative to signal 32, depending on the application.) If PFD 20 detects that signal 32 is too low in frequency or is delayed in phase relative to signal 8, PFD 20 produces an output signal or signals 22 for increasing the frequency of VCO 30. Alternatively, if PFD 20 detects that signal 32 is too high in frequency or is advanced in phase relative to signal 8, PFD 20 produces an output signal or signals 22 for decreasing the frequency of VCO 30.

[0009] An illustrative construction of VCO 30 is shown in FIG. 2. In this embodiment VCO 30 includes a plurality of differential delay cells 40 connected in a closed loop series. Each delay cell 40 produces transitions in its differential output signals a time delay interval after receiving transitions in the differential signals applied to it from the preceding delay cell in the closed loop series. The time delay interval of each delay cell 40 is variable to at least some degree, with the variation being controlled by the output signal(s) 22 of PFD 20 (FIG. 1). The frequency of oscillation of VCO 30 is inversely proportional to the time delay of delay cells 40. In order for PLL 10 to be able to lock onto any frequency in a wide range of frequencies, VCO 30 must have a correspondingly wide range of oscillation frequencies. This means that delay cells 40 must have a wide range of possible delay time intervals.

[0010] An illustrative construction of one representative delay cell 40 is shown in more detail in FIG. 3. Although FIG. 3 shows a delay cell with PMOSFETs as load resistors RL1 and RL2, and NMOSFETs as input transistors SW1/SW2 and current mirror circuitry IBIAS, it will be understood that similar operation can be achieved with NMOSFETs as load resistors and with PMOSFETs as input transistors and current mirror circuitry.

[0011] In the circuitry shown in FIG. 1 RCONT and VCONT are control signals from PFD 20 (FIG. 1). Signals VIN- and VIN+ are differential input signals from the preceding delay cell 40 in the closed loop series (see FIG. 2). Signals VO- and VO+ are differential output signals to the next delay cell 40 in the closed loop series (see again FIG. 2).

[0012] The time delay of delay cell 40 is proportional to the resistance of load resistors RL1 and RL2. Therefore, to achieve a wide frequency range, load resistors RL1 and RL2 are varied with RCONT and have a wide resistance range. Also the tail current IBIAS is controlled with VCONT and has a wide current range. The tail current IBIAS is responsible for keeping the output voltage swing constant as load resistance changes. Traditionally, to increase frequency, RCONT is decreased, which increases gate-source bias voltage, thus decreasing resistances RL1 and RL2. At the same time, VCONT is increased, which increases gate-source bias voltage, thus increasing tail current IBIAS. At maximum RL1 and RL2, the load resistance control voltage RCONT starts at VDD - (VSW + IVTPI) and can be decreased until approximately VSS + VDS (assuming that basic current mirroring is used for biasing), at which point RL1 and RL2 are at minimum. VSW is the maximum swing voltage, or VDD - VO, when VO is at its minimum. Current mirror control voltage VCONT starts at VGS, required for minimum current, and can be increased until approximately VDD - VSD (assuming that basic current mirroring is used for biasing), at which point IBIAS is at its maximum.

[0013] For both control voltages (i.e., for both RCONT

and VCONT) power supply VDD becomes the limiting factor for increasing frequency. Higher bandwidth can be achieved with higher power supply. Unfortunately, the power supply for future integrated circuits is shrinking. This creates a requirement for a different design approach.

[0014] In multi-function integrated circuits such as PLDs it is necessary to design PLLs for various high-speed I/O standards with wideband frequency operation. However, as the power supply shrinks, this becomes extremely challenging. The concept of a programmable delay cell in accordance with this invention (see, for example, FIG. 4) solves the need to meet wideband frequency operation in multi-function integrated circuits for such purposes as high-speed communication applications.

[0015] The illustrative programmable delay cell 40' in accordance with this invention that is shown in FIG. 4 operates on the same principles as the traditional delay cell, with the addition of an option to turn on a selectable number of extra transistors in parallel with the default devices. For example, load resistor RL1 in FIG. 3 is replaced in FIG. 4 by a plurality of load resistors RL1a, RL1b, ..., RL1n connected (from source to drain) in parallel with one another. Similarly, load resistor RL2 is replaced by a plurality of load resistors RL2a, RL2b, ..., RL2n connected (from source to drain) in parallel with one another. The IBIAS transistor ICNT is similarly replaced by a plurality of transistors ICNTa, ICNTb, ..., ICNTn connected (from source to drain) in parallel with one another. In each case the "a" transistor (i.e., RL1a, RL2a, and ICNTa) is the default device or transistor.

[0016] Each transistor (other than the default transistor) in each group of parallel transistors is activated/deactivated via a multiplexer that is controlled by other associated circuitry. For example, RL1b and RL2b are controlled in tandem by the output signal of multiplexer 110b. This multiplexer is controllable to output either VDD (which turns off transistors RL1b and RL2b) or RCONT (which gives RL1b and RL2b exactly the same control as RL1a and RL2a). The latter condition of multiplexer 110b causes RL1a and RL1b to operate in parallel with one another, and similarly causes RL2a and RL2b to operate in parallel with one another. Other multiplexers in the group 110b-110n operate similarly to allow other transistors in the groups RL1b-RL1n and RL2b-RL2n to be selectively added into parallel operation with default transistors RL1a and RL2a.

[0017] Multiplexers 120b-120n similarly allow any selectable number of additional transistors ICNTb-ICNTn to be added into parallel operation with default transistor ICNTa. For example, multiplexer 120b is controllable to apply either VSS or VCONT to the gate of transistor ICNTb. Applying VSS deactivates transistor ICNTb. On the other hand, applying VCONT gives transistor ICNTb the same operation as transistor ICNTa.

[0018] In the illustrative embodiment shown in FIG. 4,

each multiplexer 110/120 is programmably controlled by an associated programmable memory cell 112/122. For example, multiplexer 110b is controlled to output either VDD or RCONT by the programmed state of memory cell 112b. Memory cells like 112/122 are sometimes alternatively referred to herein as function control elements ("FCEs").

[0019] As an alternative to programmable (and therefore typically relatively static) control of multiplexers 110/120, those devices can instead be controlled by other types of signals that can be more dynamic. For example, such more dynamic control signals may come from PFD 20 (FIG. 1) or from logic circuitry elsewhere on a PLD that includes the circuitry of this invention. FIG. 5 shows illustrative circuitry for allowing control of a representative multiplexer 110/120 to be controlled either statically or dynamically. In FIG. 5 multiplexer 110/120 is controlled by the output signal of multiplexer 130. Multiplexer 130 is controlled by the output signal of FCE 132 to output either of the two other input signals that it receives. These two other input signals are a so-called dynamic control signal and the output signal of FCE 134. If multiplexer 130 routes the output signal of FCE 134 to multiplexer 110/120, then multiplexer 110/120 can be controlled to always output either one or the other of its two non-control inputs depending on the programmed state of FCE 134. On the other hand, if multiplexer 130 is controlled by FCE 132 to route the dynamic control signal to multiplexer 110/120, multiplexer 110/120 can be controlled to output one or the other of its two non-control inputs at different times depending on the current logical state of the dynamic control signal.

[0020] Circuit elements like 110, 120, and 130 are sometimes referred to herein as programmable logic connectors ("PLCs"), and this PLC terminology may be used without regard for whether the circuitry referred to is programmably or dynamically controlled.

[0021] Returning to FIG. 4, all ranges of operation of illustrative programmable differential delay cell 40' (i.e., ranges a-n) have the same operating limits on RCONT and VCONT as the traditional delay cell. Nevertheless, much higher frequency can be achieved by turning on optional devices (ranges b-n). This is due to the reduced load resistance, which reduces delay cell time constant as described previously. Extra transistors in the current mirror provide more total tail current IBIAS, which maintains the output swing, while extra load transistors add more resistors in parallel to reduce the load resistance. In the programmable delay cell the load resistance RL becomes a parallel combination of multiple load resistors according to the equation $1/RL = 1/R_{L1} + 1/R_{L2} + \dots + 1/R_{Ln}$. When all resistors are equal with a value of R, then the total resistance is simply R/n, which shows that the load resistance will decrease as more optional transistors are activated. If all resistors are not equal, then the total resistance of an arbitrary number of resistors in parallel is always less than the smallest resistor in the combination.

[0022] FIGS. 6A and 7A illustrate the relatively limited operating range of a traditional delay cell of the type shown in FIG. 3. FIG. 6A shows that in the traditional load cell the attainable load resistance range is limited by the power supply. Similarly, FIG. 7A shows that in the traditional load cell the tail current range is limited by the power supply. In contrast, FIGS. 6B and 7B illustrate the much greater operating range of the programmable delay cell of this invention (e.g., as in FIG. 4). FIG. 6B shows that in the programmable delay cell (e.g., 40') the attainable load resistance range is limited substantially only by the number of transistors in parallel that are provided by the designer. FIG. 7B illustrates the same point for the attainable tail current range in a programmable delay cell like 40'.

[0023] To briefly recapitulate some of the points made above, the operating range needed in a dynamic VCO differential delay cell is a direct product of constantly expanding features of devices such as PLDs (e.g., the need of such devices to operate in multiple, high-speed-serial communications standards). To incorporate standards such as Gigabit Ethernet, Infiniband, and XauI with older SONET standards, high-speed PLLs have to expand in operating bandwidth from a couple of hundred megahertz to 1-2 GHz. Coupled with the ongoing reduction in integrated circuit power supply, and it becomes difficult or impossible to design wideband PLLs in a traditional manner. The new programmable approach shown and described herein offers a solution that may be especially useful to manufacturers of PLDs. The bandwidth of the PLL including programmable VCO delay cells can be expanded until it encounters physical process limits. However, within these process limits bandwidth is not limited by the power supply, but rather by the design engineer.

[0024] FIG. 8 shows a programmable logic device ("PLD") 14 (including PLL 10 and programmable logic 12) in a data processing system 202. PLL 10 may be like PLL 10 in FIG. 1, except that it includes in its VCO 40 30 delay cells constructed in accordance with this invention (e.g., delay cells 40' as shown in FIG. 4). Programmable logic 12 may be conventional and may make use of signal(s) output by PLL 10 and/or may produce signals for controlling certain aspects of the operation of PLL 10 (e.g., controlling PLCs 110 and/or 120 in FIG. 4). Data processing system 202 may also include one or more of the following components: a processor 204; memory 206; I/O circuitry 208; and peripheral devices 210. These components are coupled together by a system bus 220 and are populated on a circuit board 230 that is contained in an end-user system 240.

[0025] System 202 can be used in a wide variety of applications, such as computer networking, data networking, instrumentation, video processing, digital signal processing, or any other application where the advantage of using programmable or reprogrammable logic is desirable. Programmable logic device 14 can be used to perform a variety of different logic functions. For

example, programmable logic device 14 can be configured as a processor or controller that works in cooperation with processor 204. Programmable logic device 14 may also be used as an arbiter for arbitrating access to a shared resource in system 202. In yet another example, programmable logic device 14 can be configured as an interface between processor 204 and one of the other components in system 202. It should be noted that system 202 is only exemplary, and that the true scope and spirit of the invention should be indicated by the following claims.

[0026] Various technologies can be used to implement programmable logic devices 14 in accordance with this invention, as well as the various components of those devices (e.g., the above-described PLL and programmable logic circuitries 10 and 12 and circuit elements like PLCs and FCEs that may be used therein). For example, each PLC can be a relatively simple programmable connector such as a switch or a plurality of switches for connecting any one of several inputs to an output. Alternatively, each PLC can be a somewhat more complex element that is capable of performing logic (e.g., by logically combining several of its inputs) as well as making a connection. In the latter case, for example, each PLC can be product term logic, implementing functions such as AND, NAND, OR, or NOR. Examples of components suitable for implementing PLCs are EPROMs, EEPROMs, pass transistors, transmission gates, antifuses, laser fuses, metal optional links, etc. As has been mentioned, the various components of PLCs can be controlled by various, programmable, function control elements ("FCEs"). (With certain PLC implementations (e.g., fuses and metal optional links) separate FCE devices are not required.) FCEs can also be implemented in any of several different ways. For example, FCEs can be SRAMs, DRAMs, first-in first-out ("FIFO") memories, EPROMs, EEPROMs, function control registers (e.g., as in Wahlstrom U.S. patent 3,473,160), ferro-electric memories, fuses, antifuses, or the like. From the various examples mentioned above it will be seen that this invention is applicable to both one-time-only programmable and reprogrammable devices.

[0027] It will be understood that the foregoing is only illustrative of the principles of the invention, and that various modifications can be made by those skilled in the art without departing from the scope and spirit of the invention. For example, although FIG. 4 at least pictorially implies that the sources of the control signals for PLCs 100, on the one hand, and PLCs 120, on the other hand, are separate, common or shared control may be used if desired. Such common or shared control would typically mean that the same control would be used for PLCs 110b and 120b, that the same control would be used for PLCs 110c and 120c, etc. As another example of modifications within the scope of the invention, any number of parallel transistors can be included in each group RL1a-n, RL2a-n, and ICONTa-n. Although differential delay cells are generally preferred, the invention

can also be applied to non-differential delay cells. For example, such a non-differential delay cell would have only one switching transistor SW1 or SW2, and only one set of load resistor transistors RL1a-n or RL2a-n. In other respects, such a non-differential delay cell can be constructed as shown, for example, in FIG. 4.

Claims

10

1. A variable delay cell comprising:

a plurality of load resistance transistors connectable in parallel with one another; a plurality of bias current transistors connectable in parallel with one another; a switching transistor connected in series between the plurality of load resistance transistors and the plurality of bias current transistors; and switching circuitry configured to selectively operatively connect at least one of the load resistance transistors in parallel with at least one other of the load resistance transistors.

25

2. The variable delay cell defined in claim 1 further comprising:

further switching circuitry configured to selectively operatively connect at least one of the bias current transistors in parallel with at least one other of the bias current transistors.

30

3. The variable delay cell defined in claim 1 further comprising:

a plurality of further load resistance transistors connectable in parallel with one another; and a further switching transistor connected in series between the plurality of further load resistance transistors and the plurality of bias current transistors, wherein the switching transistor and the further switching transistor are respectively controlled by complementary input signals.

35

4. The variable delay cell defined in claim 3 wherein the switching circuitry is further configured to selectively operatively connect at least one of the further load resistance transistors in parallel with at least one other of the further load resistance transistors.

40

5. The variable delay cell defined in claim 1 wherein the switching circuitry is programmable.

45

6. The variable delay cell defined in claim 2 wherein the further switching circuitry is programmable.

7. The variable delay cell defined in claim 1 wherein the switching circuitry is configured to selectively apply either a disabling control signal or a variable control signal to the at least one of the load resistance transistors. 5
8. The variable delay cell defined in claim 7 wherein the variable control signal is also used to control the at least one other of the load resistance transistors. 10
9. The variable delay cell defined in claim 7 wherein the further switching circuitry is configured to selectively apply either a deactivating control signal or a variable activating control signal to the at least one of the bias current transistors. 15
10. The variable delay cell defined in claim 9 wherein the variable activating control signal is also used to control the at least one other of the bias current transistors. 20
11. A programmable delay cell comprising:
a plurality of load resistance transistors connected in parallel with one another; 25
a plurality of bias current transistors connected in parallel with one another; a switching transistor connected in series between the plurality of load resistance transistors and the plurality of bias current transistors; and
switching circuitry configured to selectively apply either a substantially fixed deactivating control signal or a variable activating control signal to at least one of the load resistance transistors. 30
12. The programmable delay cell defined in claim 11 further comprising:
control circuitry configured to apply the variable activating control signal to at least another one of the load resistance transistors. 40
13. The programmable delay cell defined in claim 11 further comprising:
further switching circuitry configured to selectively apply either a substantially fixed disabling control signal or a variable enabling control signal to at least one of the bias current transistors. 45
14. The programmable delay cell defined in claim 13 further comprising:
further control circuitry configured to apply the variable enabling control signal to at least another one of the bias current transistors. 50
15. The programmable delay cell defined in claim 11 further comprising:
a plurality of further load resistance transistors connected in parallel with one another; and a further switching transistor connected in series between the plurality of further load resistance transistors and the plurality of bias current transistors, wherein the switching transistor and the further switching transistor are respectively controlled by complementary input signals. 55
16. The programmable delay cell defined in claim 15 wherein the switching circuitry is further configured to selectively apply either the substantially fixed deactivating control signal or the variable activating control signal to at least one of the further load resistance transistors.
17. A programmable differential delay cell comprising:
a plurality of first load resistance transistors connected in parallel with one another;
a plurality of second load resistance transistors connected in parallel with one another;
a plurality of bias current transistors connected in parallel with one another;
a first switching transistor connected in series between the plurality of first load resistance transistors and the plurality of bias current transistors;
a second switching transistor connected in series between the plurality of second load resistance transistors and the plurality of bias current transistors;
input circuitry configured to respectively apply first and second differential input signals as control signals to the first and second switching transistors;
first switching circuitry configured to selectively activate at least one of each of the first and second load resistance transistors for operation in parallel with at least one other of the first and second load resistance transistors, respectively; and
second switching circuitry configured to selectively activate at least one of the bias current transistors for operation in parallel with at least one other of the bias current transistors.
18. The programmable differential delay cell defined in claim 17 further comprising:
output circuitry configured to respectively derive first and second differential output signals from electricity flow controlled by the first and second switching transistors.

19. Voltage controlled oscillator circuitry comprising:

a plurality of programmable differential delay cells as defined in claim 18 connected in a closed loop series in which the input signals of each cell are the output signals of a preceding cell in the series.

5

20. Phase locked loop circuitry comprising:

10

voltage controlled oscillator circuitry as defined in claim 19; and
phase/frequency detector circuitry configured to compare phase and frequency of a signal in the voltage controlled oscillator circuitry to phase and frequency of a time-varying input signal in order to produce output control signals for at least partly controlling the first and second load resistance transistors and the bias current transistors.

15

20

21. A programmable logic device comprising:

phase locked loop circuitry as defined in claim 20.

25

22. The programmable logic device defined in claim 21 further comprising:

programmable logic circuitry configured to make use of a signal produced as a result of operation of the phase locked loop circuitry.

30

23. A digital processing system comprising:

35

processing circuitry;
a memory coupled to said processing circuitry;
and
a programmable logic device as defined in claim 22 coupled to the processing circuitry and the memory.

40

24. A printed circuit board on which is mounted a programmable logic device as defined in claim 22.

45

25. The printed circuit board defined in claim 24 further comprising:

a memory mounted on the printed circuit board and coupled to the programmable logic device.

50

26. The printed circuit board defined in claim 24 further comprising:

processing circuitry mounted on the printed circuit board and coupled to the programmable logic device.

55




FIG. 1
(PRIOR ART)




FIG. 2
(PRIOR ART)




FIG. 3
(PRIOR ART)




FIG. 4




FIG. 5




FIG. 6A




FIG. 6R




FIG. 7A




FIG. 7B




FIG. 8



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 02 25 6302

DOCUMENTS CONSIDERED TO BE RELEVANT		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
Category	Citation of document with indication, where appropriate, of relevant passages		
X	EP 0 987 822 A (NIPPON ELECTRIC CO) 22 March 2000 (2000-03-22) * column 10, line 21 - line 50; figures 7,4,6 * * column 16, line 27 - line 54 * ---	1-26	H03K5/13 H03K3/353 H03L7/099
X	US 5 952 891 A (BOUDRY JEAN-MARIE) 14 September 1999 (1999-09-14) * abstract; figure 10 *	1-26	
X	US 5 121 014 A (HUANG EDDY C) 9 June 1992 (1992-06-09) * abstract; figure 2 *	1-26	
X	PATENT ABSTRACTS OF JAPAN vol. 1998, no. 13, 30 November 1998 (1998-11-30) & JP 10 215156 A (NEC CORP), 11 August 1998 (1998-08-11) * abstract; figures 1,2,10 *	1-26	
X	US 5 208 557 A (KERSH III DAVID V) 4 May 1993 (1993-05-04) * abstract; figures 5,7 *	1-26	H03K H03L
A	EP 1 056 207 A (NIPPON ELECTRIC CO) 29 November 2000 (2000-11-29) -----		
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
MUNICH	28 November 2002	Waters, D	
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X particularly relevant if taken alone Y particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 02 25 6302

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

28-11-2002

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 0987822	A	22-03-2000	JP	2990171 B2	13-12-1999
			JP	2000068825 A	03-03-2000
			CN	1248823 A	29-03-2000
			EP	0987822 A2	22-03-2000
			KR	2000017468 A	25-03-2000
			US	6163224 A	19-12-2000
US 5952891	A	14-09-1999	FR	2750268 A1	26-12-1997
			DE	69710522 D1	28-03-2002
			DE	69710522 T2	22-08-2002
			EP	0814562 A1	29-12-1997
			JP	10098357 A	14-04-1998
US 5121014	A	09-06-1992	WO	9216051 A1	17-09-1992
JP 10215156	A	11-08-1998	US	6304124 B1	16-10-2001
US 5208557	A	04-05-1993		NONE	
EP 1056207	A	29-11-2000	JP	2000315939 A	14-11-2000
			CN	1272725 A	08-11-2000
			EP	1056207 A1	29-11-2000
			TW	445723 B	11-07-2001
			US	6452458 B1	17-09-2002